



# CALL FOR PAPERS

## 2<sup>nd</sup> FORMUS<sup>3</sup>IC - Workshop

3<sup>th</sup> April, Vienna, Austria

in conjunction with ARCS 2017, Architecture of Computing Systems, April 3<sup>th</sup>– 6<sup>th</sup>, 2017

Automotive and avionic industry demands more and more processor performance to satisfy the requests of their consumers. Semiconductor manufactures are forced to move to multi and many-core embedded processors to provide this compute power. However, embedded legacy software and certificate constraints hinder the distribution of safe, reliable, and secure software for many/multi-core systems. On the other side, this development cannot be reversed anymore.

The FORMUS<sup>3</sup>IC research community is in its core a consortium from academia and industry funded from Bavarian Research Foundation that pursues to find answers for the challenges arising by using multi-/many-core processors in future automotive and avionics tasks. The community intends to expand its orientation more and more to the international community and invites researchers working on challenges for automotive and avionic applications using heterogeneous architectures to join. To face these challenges a holistic approach is addressed containing software requirements specification, e.g. given in adaptive AUTOSAR or EAST-ADL, safety and security aspects for embedded heterogeneous architectures, sensor fusion applications, performance modelling and parallel design patterns using embedded CPUs, special cores, embedded GPUs and FPGAs to provide both performance and low energy consumption.

Papers addressing the following and other related topics to multi-/many-core challenges for automotive and avionics are welcome:

- Software and Hardware Architectures for ADAS
- Functional Safety and Verification
- Architecture Modelling and Time Simulation
- Performance Engineering Methods for Embedded Automotive and Avionics Software
- Virtual Design Platforms for Automotive and Avionics
- Parallel Design Patterns and Parallelization Techniques
- New Techniques for Safety, Security and Task Scheduling
- WCET analysis and tools for WCET estimation
- NoCs and Communication Architectures for Safety-critical Systems
- Parallel Embedded Programming
- Real-Time Operating Systems for Automotive and Avionics
- Data Processing based Fusion of Multi-sensory Information like Radar, Ultra-sonic and Visual Information
- Determination of non-functional Properties like Energy Consumption and Response Time during Design Time
- Heterogeneous GPU / Multi-core Microcontroller Architectures for Embedded Vision and Signal Processing

**Information for Authors:** Accepted papers will be published by VDE and will be made accessible via IEEE Xplore. Short paper contributions (4 pages) presenting work-in-progress and positions as well as full paper contributions (8 pages) in IEEE conference style are expected. **Please submit your papers to EasyChair, Link: <https://easychair.org/conferences/?conf=formusic2017>**

**Time schedule:** Submission deadline: **10<sup>th</sup> February 2017** Notification: **17<sup>th</sup> February 2017**  
Camera-ready version: **3<sup>rd</sup> March 2017**

**Workshop** Dietmar Fey, FAU Erlangen, DE Jürgen Mottok, OTH Regensburg, DE  
**General Chair**

### Program Committee

Giorgio Buttazzo, Scuola Superiore Sant'Anna, IT  
Michael Deubzer, Timing Architect, DE  
Dietmar Fey, FAU, DE  
Jens Harnisch, Infineon AG, DE  
Ulrich Margull, TH Ingolstadt, DE  
Peter Hartlmüller, TH Ingolstadt, DE  
Martin Hobelsberger, Hochschule München, DE  
Henrik Lönn, Volvo, S  
Ralph Mader, Continental AG, DE

Vaclav Matousek, University of West Bohemia  
Avi Mendelson, Technion University, IL  
Jürgen Mottok, OTH Regensburg, DE  
Tobias Schüle, SIEMENS AG, Munich, DE  
Christian Siemers, TU Clausthal, DE  
Friedhelm Stappert, TH Nürnberg, DE  
Ramin Tavakoli Kolagari, TH Nürnberg, DE  
Peter Trommler, TH Nürnberg, DE  
Stéphane Mancini, University Grenoble, F